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Reducing Computational Time Delay in Digital
Current-Mode Controllers for Dc-Dc Converters
Kai Wan and Mehdi Ferdowsi, Member, IEEE
Missouri University of Science and Technology, Rolla, MO, USA
kwzm7@mst.edu and ferdowsi@mst.edu

Abstract—A new method to improve the performance of
digital current-mode controllers used in dc-dc power conversion
is introduced. The proposed scheme is based on a simple
prediction method which offers more time for DSP calculations
than its conventional counterparts. Therefore, there will be less
DSP computational time delay, which results in faster dynamic
response and more accuracy and stability in power electronic
converters. Principles of operation of the proposed prediction
method as well as its application to several digital control
techniques are presented.

I. INTRODUCTION
Digital control of dc-dc converters has had a substantial
development over the past few years [1-18]. Compared with
analog techniques, digital control techniques offer a number
of advantages including programmability, higher flexibility,
fewer components, and less sensitivity to noise. These
advantages make digital control methods become a viable
solution to meet the requirements for voltage- and/or currentmode control techniques.
Several digital current-mode control techniques have
recently been reported in the literature including current
programming [1], estimative [2], predictive [3], deadbeat [47], and digital [8, 9]. Although, different names have been
adopted to present these methods, it can be proven that most
of them are based on the deadbeat control theory [10]. All of
these methods try to make the peak, average, or valley value
of the inductor current track a reference signal. These
conventional digital control methods have several limitations.
For instance the methods introduced in [1, 2, 8, 9] assume
that the digital signal processor (DSP) is fast enough to
calculate the required duty ratio while the switch is
conducting and before its conduction time is over (less then
one switching cycle). Methods introduced in [3, 4] assume
that the reference current is almost constant; based on which
an extra switching period of time delay is introduced in order
to provide the DSP more calculation time.
In this paper, a prediction method for the reference current
is introduced. Based on the proposed prediction technique,
the DSP starts the calculations for the duty ratio in advance
and before the beginning of the related switching cycle. This
improved method allows more calculation time for the DSP
without imposing any extra time delay. The dynamic
response of the proposed method is very fast. In Section II,

several conventional digital control methods are compared.
The proposed prediction approach is discussed in Section III,
where it is applied to the conventional digital control
schemes. Simulation results comparing the performance of a
conventional digital control before and after the application
of the proposed predictive method are presented in Section
IV. Finally, Section V draws conclusions and presents an
overall evaluation of the proposed method.
II. CONVENTIONAL DIGITAL CURRENT-MODE CONTROL
METHODS
Fig. 1 depicts the block diagram of a digital current-mode
controller implemented using a DSP. Using samples of the
inductor current and input and output voltages, the DSP tries
to satisfy the control objective by finding the right value for
the duty ratio. In current-mode control, the objective is to
force the peak, average, or valley value of the inductor
current to follow reference current iref. In most applications,
the reference current itself is obtained from a voltage
compensator. In this paper, without loss of generality, the
buck converter is used to discuss the proposed method.
Typical inductor current waveform of a buck converter
operating in continuous conduction mode is shown in Fig. 2.
Table I compares the main characteristics of the most
common digital current-mode control approaches [10]
iL

+
Vin

Vo

Power Converter

A/D

d(t)
iL[n]
Current
Controller

iref
reference
current

Voltage
Controller

Vo[n]
Vin[n]
Vref[n]

DSP

Fig. 1. Block diagram of a digital current-mode controller.
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TABLE I
CONVENTIONAL DIGITAL CURRENT-MODE CONTROL METHODS
Conventional currentmode control method

Control objective

Valley [1]

iL [ n] = iref [ n − 1]

Average [2]

1
Ts

∫

nTs

i (t ) dt = iref [n − 1]

( n −1)Ts L

Control equation

V
L
(iref [ n − 1] − iL [ n − 1]) + o
VinTs
Vin

Less than one

T V V −V
V
L
(iref [n − 1] − s o ⋅ in o − iL [n − 1]) + o
2Vin
VinTs
L
Vin

Less than one

d [n] =
d[n] =

DSP processing time limit (in
switching cycles)

including valley current control [1] and average current
control [2]. In most of these control methods, it is assumed
that reference current iref is fairly constant. Input and output
voltages are slowly varying signals and can be considered
constant during one switching period. Therefore one can
write
Vo[n] ≈ Vo[n-1] and Vin[n] ≈ Vin[n-1].

(1)

Hence, for the sake of simplicity in the following equations,
input and output voltages are not shown as sampled signals
even though they actually are.
As it can be observed from Fig. 2 and Table I, in
conventional valley and average digital current-mode control
methods, samples of inductor current iL[n-1] and reference
current iref[n-1] are obtained at the beginning of the switching
period. Using these control methods, DSP should calculate
the required duty ratio before the time at which the
conduction of the switch is over. In these cases, DSP
processing time limit is less than one switching cycle, which
is not long enough. The DSP processing time provided by
conventional digital control methods is shown in Fig. 3.
III. PREDICTIVE TECHNIQUE TO IMPROVE THE
CONVENTIONAL DIGITAL CONTROL TECHNIQUES
In order to provide more calculation time for the DSP, one
would devise prediction methods for iL[n-1] and iref[n-1]. In
such a case, the DSP does not have to wait until the
beginning of the switching cycle to sample iL[n-1] and iref[n1]. These two signals will be predicted during the previous
switching cycle right after the switch is turned off and DSP is
free. The extra DSP processing time provided by the
proposed digital control method is shown in Fig. 4.

Fig. 2. Actual and reference inductor current waveforms (in this figure
average current-mode control is considered).

Fig. 3. DSP processing time provided by conventional digital control
methods.

Proposed method to predict iL[n-1]
The final value of the inductor current in each period can
be described as a function of the initial value of the inductor
current, positive and negative slopes, and the duration of the
switch on- and off-times. Using Fig. 2, one could describe
iL[n-1] as a function of previous samples that are already
available in the DSP. In other words,

A.

iL [n − 1] = iL [n − 2] +

(Vin − Vo )d [n − 1]Ts Vo (1 − d [n − 1])Ts
−
L
L

(2)

Where, Ts is the switching period and L is the inductor value.
Equation (2) can be simplified as

Fig. 4. Extra DSP processing time provided by the proposed method.
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iL [n − 1] = iL [n − 2] +

Vin d [n − 1]Ts VoTs
−
L
L

(3)

It is worth mentioning that all the required samples on the
right-hand side of (3) are already available in the DSP after
the switch is turned off in the previous switching cycle.
Equation (3) is used to predict iL[n-1].
Proposed method to predict iref[n-1]
Previous samples of iref are used to predict iref[n-1]. Using
a slope prediction approach, one can describe iref[n-1] as
B.

iref [n − 1] = iref [n − 2] + (iref [n − 2] − iref [n − 3])

Fig. 5. Comparison between the predicted iref and real iref.

(4)

= 2iref [n − 2] − iref [n − 3]

iref

Comparison between the predicted iref and real iref is shown in
Fig. 5. It is worth mentioning that in most cases iref is the
output of a voltage compensator; therefore, it does not have
high frequency components.
For instance, by replacing the predicted values for iL[n-1]
and iref[n-1] (equations (3) and (4)), the improved equation
for the conventional valley control (see Table I) will be
d [ n] =

V
L
(2iref [n − 2] − iref [n − 3] − iL [n − 2]) − d [n − 1] + 2 o
Vin
VinTs

Digital valley current-mode control

Predictive digital valley current-mode control

(5)

Table II depicts the control equations obtained by using the
proposed predictive method. Comparison between the
control equations of Tables I and II reveals that the proposed
method does not impose any extra calculation time even
though the related equations seem to be longer. The
advantage here is that by using the proposed prediction
method, additional calculation time will be provided to the
DSP (compare last columns of Tables I and II).

Fig. 6.
Reference current and inductor current waveforms of the
conventional digital valley current-mode controller and that of the proposed
predictive digital valley current-mode controller when reference current has
step changes.

Reference current and inductor current waveforms of the
conventional digital valley current-mode controller and that
of the proposed predictive digital valley current-mode
controller, when reference current has step changes, are
shown in Fig. 6. It can be observed that the proposed
prediction scheme almost has the same performance as the
conventional one. However, in the predictive approach,
additional time is provided for DSP calculations. Therefore,
the predictive average current-mode control can be used at
higher switching frequency applications.

IV. SIMULATION RESULTS
In order to study the dynamic performance of the proposed
prediction method, a conventional digital average currentmode controller and its modified predictive counterpart are
simulated and compared. The parameters of the buck
converter are input voltage: Vin = 6 V; inductor value:
L = 108 µH; capacitor value: C = 92 µF; switching
frequency: fs = 100 kHz; and load resistance: R = 3 Ω.

TABLE II
PROPOSED DIGITAL CURRENT-MODE CONTROL METHODS
Proposed current
control method

Control objective

Predictive valley

iL [n] = iref [n − 1]

Predictive
average

1
Ts

∫

nTs

i (t ) dt = iref [ n − 1]

( n −1)Ts L

Control equation

d[n] =

V
L
(2iref [n − 2] − iref [n − 3] − iL [n − 2]) − d [n − 1] + 2 o
VinTs
Vin

d [ n] =

T V V −V
L
(2iref [n − 2] − iref [n − 3] − iL [n − 2] − s o ⋅ in o )
2Vin
VinTs
L

−d [n − 1] + 2

Vo
Vin
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DSP processing time limit
(in switching cycles)
One

One
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V. CONCLUSIONS
A prediction technique which makes DSP utilization more
practical in the realization of digital current-mode controllers
is introduced in this paper. Due to the fact that the DSP does
not have enough time to perform all the required calculations,
conventional digital control methods reviewed in this paper
do not perform very well when the switching frequency is
high. Using the proposed prediction method, the DSP will
have longer processing time. The control equations of two
control methods modified by the improved prediction
algorithm are presented in this paper. The simulation result
shows that the proposed predictive digital controller performs
as well as conventional digital current-mode control methods.
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